

Types of Number Systems

Name of NS	Base (or) Radix	Possible combination
1) Binary	2	0 & 1
2) Octal	8	0, 1, 2, 3, 4, 5, 6 & 7
3) Decimal	10	0, 1, 2, 3, 4, 5, 6, 7, 8 & 9.
4) Hexa-Decimal	16	0, 1, 2, 3, 4, 5, 6, 7, 8, 9 A, B, C, D, E & F

Digital Data Representation

Decimal Digit	Binary	Octal	Hexa-Decimal
0	0000	0	0
1	0001	1	1
2	0010	2	2
3	0011	3	3
4	0100	4	4
5	0101	5	5
6	0110	6	6
7	0111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F
16	10000	20	10
17	10001	21	11
18	10010	22	12
19	10011	23	13
20	10100	24	14



Boolean Algebra Principles

Complement Law:-

$$\bar{\bar{A}} = A$$

Double - Negation Law:-

$$\bar{\bar{A}} = A$$

Single Variable Theorems:- Complement & uncomplement considered as one variable.

(a) $A + 0 = 0 + A = A$

(b) $A \cdot 1 = 1 \cdot A = A$

(c) $A + \bar{A} = 1$

(d) $A \cdot \bar{A} = 0$

(e) $A + A = A$

(f) $A + 1 = 1$

(g) $A \cdot 0 = 0$

Multi variable Theorems:-

(a) $A + B = B + A$

(b) $A \cdot B = B \cdot A$

(c) $A \cdot (B + C) = \cancel{(A \cdot B)} + C(A \cdot B) + (A \cdot C)$

(d) $A + (B \cdot C) = (A + B) \cdot (A + C)$

(e) $A + A \cdot B = A(1 + B)$
 $= A \cdot 1$
 $= A$

(f) $\bar{A} + (A \cdot B) = (\bar{A} + A) \cdot (\bar{A} + B)$
 $= 1 \cdot (\bar{A} + B)$
 $= (\bar{A} + B)$

De-Morgan's theorem

① $\overline{A \cdot B} = \bar{A} + \bar{B}$

A	B	A · B	$\overline{A \cdot B}$	$\bar{A}$	$\bar{B}$	$\bar{A} + \bar{B}$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

② $\overline{A + B} = \bar{A} \cdot \bar{B}$

A	B	A + B	$\overline{A + B}$	$\bar{A}$	$\bar{B}$	$\bar{A} \cdot \bar{B}$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

25 - 11 00 1

23/01/25

Boolean Properties

Name of the Property	AND	OR
Commutative Property	$A \cdot B = B \cdot A$	$A + B = B + A$
Associative Property	$(A \cdot B) \cdot C = A \cdot (B \cdot C)$	$(A + B) + C = A + (B + C)$
Distributive Property	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$
Identity Property	$A \cdot 1 = A$	$A + 0 = A$
Complement Property	$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$
De-Morgan's	$\overline{A \cdot B} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A} \cdot \bar{B}$

Ex 1:- Find the complement of $f(x, y, z) = (x \cdot y) + (\bar{x} \cdot z) + (y \cdot \bar{z})$

$$\bar{f} = \overline{(x \cdot y) + (\bar{x} \cdot z) + (y \cdot \bar{z})}$$

$$= (\overline{x \cdot y}) \cdot (\overline{\bar{x} \cdot z}) \cdot (\overline{y \cdot \bar{z}})$$

$$= (\bar{x} + \bar{y}) \cdot (\bar{\bar{x}} + \bar{z}) \cdot (\bar{y} + \bar{\bar{z}})$$

$$= (\bar{x} + \bar{y}) \cdot (x + \bar{z}) \cdot (\bar{y} + z)$$

Ex 2:- Find the complement of $f(A, B, C) = (\bar{A} + \bar{B}) \cdot (\bar{C} + \bar{D}) \cdot (E + F)$

$$\bar{f} = \overline{(\bar{A} + \bar{B}) \cdot (\bar{C} + \bar{D}) \cdot (E + F)}$$

$$= \overline{(\bar{A} + \bar{B})} + \overline{(\bar{C} + \bar{D})} + \overline{(E + F)}$$

$$= \bar{\bar{A}} \cdot \bar{\bar{B}} + \bar{\bar{C}} \cdot \bar{\bar{D}} + \bar{E} \cdot \bar{F}$$

$$= A \cdot B + C \cdot D + \bar{E} \cdot \bar{F}$$

Ex 3:- Simplify the expression $(A+B) \cdot (A+C)$

Sol:- $A \cdot A + A \cdot C + AB + BC$

$$A + AC + AB + BC$$

$$A(1 + C + B) + BC$$

$$A(\text{~~C~~1}) + BC$$

$$A \cdot 1 + BC$$

$$A + B \cdot C$$

Ex 4:- Simplify the given Boolean expression

$$= A\bar{B}D + A\bar{B}\bar{D}$$

Sol:- $= A\bar{B}(D + \bar{D})$

$$= A\bar{B}(1) = A\bar{B}$$

Ex 5:- Simplify the given Boolean Expression

$$Y = AB + A(B+C) + B(B+C)$$

$$Y = AB + (A \cdot B) + (A \cdot C) + (B \cdot B) + (B \cdot C)$$

$$Y = A(B+B+C) + (B \cdot B) + (B \cdot C)$$

$$Y = A(B+B+C) + B(B+C)$$

$$= A(B+C) + B(B+C)$$

$$= AB + AC + B + BC$$

$$= B(1+A+C) + AC$$

$$= B + AC$$

Ex 6:- Simplify $Z = \bar{A}\bar{B}C + \overline{(A+B+C)} + \bar{A}\bar{B}\bar{C}D$

$$+ \bar{A}\bar{B}C + \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A}\bar{B}\bar{C}D$$

$$\bar{A} \cdot \bar{B} (C + \bar{C} + \bar{C}D)$$

$$\bar{A} \cdot \bar{B} (1 + \bar{C}D)$$

$$\bar{A} \cdot \bar{B}$$

SOP/POS representation

① Min term

A min term is a standard product which consist of all variables in either complemented or uncomplemented form for which the output is 1.

Ex:- $F(A, B, C) = \bar{A} \bar{B} C + A \bar{B} \bar{C} + A B C + \bar{A} \bar{B} C$

* $\bar{A} = 0$ only in min terms representation.

② Max Term

A max term is a standard sum which consist of all variables in either complemented or uncomplemented form for which the output is 1.

Ex:- $F(A, B, C) = (A+B+C) \cdot (\bar{A} + \bar{B} + C) \cdot (A + \bar{B} + \bar{C})$

* $\bar{A} = 0$ in max term representation.

Min terms & Max terms

<u>Min terms</u>			<u>Max Terms</u>	(SOP)	(POS)
Number	A	B	C	min term	Max term
0	0	0	0	$\bar{A} \bar{B} \bar{C} = m_0$	$A+B+C = m_0$
1	0	0	1	$\bar{A} \bar{B} C = m_1$	$A+B+\bar{C} = m_1$
2	0	1	0	$\bar{A} B \bar{C} = m_2$	$A+\bar{B}+C = m_2$
3	0	1	1	$\bar{A} B C = m_3$	$A+\bar{B}+\bar{C} = m_3$
4	1	0	0	$A \bar{B} \bar{C} = m_4$	$\bar{A}+B+C = m_4$
5	1	0	1	$A \bar{B} C = m_5$	$\bar{A}+B+\bar{C} = m_5$
6	1	1	0	$A B \bar{C} = m_6$	$\bar{A}+\bar{B}+C = m_6$
7	1	1	1	$A B C = m_7$	$\bar{A}+\bar{B}+\bar{C} = m_7$

Representation of minterms & maxterms

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

maxterms

$$f(A, B, C) = (\underline{A+B+C}) \cdot (A+B+\underline{C}) \cdot (A+\underline{B}+C)$$

$$= m_0 + m_3 + m_4 + m_5$$

$$\pi_m(0, 3, 4, 5)$$

minterms

$$F(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$

$$= m_1 + m_2 + m_6 + m_7$$

$$= \sum m(1, 2, 6, 7)$$

Boolean Expressions

$$\textcircled{1} (A+B) \cdot (A+\bar{B})$$

$$(A \cdot A) + (A \cdot \bar{B}) + (\bar{A} \cdot B) + (\bar{B} \cdot \bar{B})$$

$$(A \cdot A) + (A \cdot \bar{B}) + (\bar{A} \cdot B) + 0$$

$$A(A + \bar{B} + B)$$

$$A(A + 1)$$

$$A(1)$$

$$= A$$

$$\textcircled{2} A(B+C) + \bar{A} \cdot (B+C)$$

$$= A\bar{A}(B+C)$$

$$= 1(B+C)$$

$$= B+C$$

$$\textcircled{3} (A+B) \cdot (A+C) \cdot (B+C)$$

$$\textcircled{5} (A+B) \cdot (A+B \cdot C)$$

$$A(B+C) \cdot (B+C)$$

$$= A(B+C) \cdot (A+B \cdot C) = A(B+C) \cdot (A+B) \cdot (A+B \cdot C)$$

$$\textcircled{4} A \cdot B + A \cdot \bar{C} + B \cdot C$$

$$= A(B+C) + (B \cdot C)$$

$$= A \cdot (B+C)$$

$$\textcircled{5} \cancel{A \cdot B} + \cancel{A \cdot B}$$

Complement Expression

$$\textcircled{1} \overline{A+B \cdot C}$$

$$= \bar{A} \cdot (B \cdot C)$$

$$= \bar{A} \cdot (B + \bar{C})$$

$$\textcircled{2} \overline{A \cdot (B+C)}$$

$$= \bar{A} + (\bar{B} + \bar{C})$$

$$= \bar{A} + (\bar{B} \cdot \bar{C})$$

$$\textcircled{3} \overline{A+B}$$

$$= \bar{A} \cdot \bar{B}$$

$$= A \cdot \bar{B}$$

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

max terms m_0, m_2, m_3, m_5, m_6

$$\overline{Y(A, B, C)} = (A+B+C) \cdot (\bar{A}+\bar{B}+\bar{C})$$

$$= (\bar{A}+\bar{B}+C) \cdot (\bar{A}+\bar{B}+\bar{C})$$

m_6

$$= \sum m(0, 5, 6)$$

min terms

$$Y(A, B, C) = (\bar{A}\bar{B}C) + (\bar{A}B\bar{C}) + (\bar{A}BC) + (A\bar{B}\bar{C}) + (ABC)$$

m_1, m_2, m_3, m_4, m_7

$$= \sum m(1, 2, 3, 4, 7)$$

Standard Form & Canonical Form

SOP $\rightarrow$ Canonical SOP form

Ex:- Represent the given expression in canonical SOP form.

$$Y = AC + AB + BC$$

$$\downarrow \quad \downarrow \quad \downarrow$$

$$(B+\bar{B}) \quad (C+\bar{C}) \quad (A+\bar{A})$$

$$= AC(B+\bar{B}) + AB(C+\bar{C}) + BC(A+\bar{A})$$

$$= ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{B}C$$

$$\begin{matrix} 111 & 101 & 111 & 110 & 111 & 011 \\ 7 & 5 & 7 & 6 & 7 & 3 \end{matrix}$$

$$= m_3 + m_5 + m_6 + m_7 = \sum m(3, 5, 6, 7)$$

$$\text{Ex: } F = \bar{A} + BC$$

$$\downarrow \quad \downarrow$$

$$BC \quad (A + \bar{A})$$

$$= \bar{A}(B + \bar{B})(C + \bar{C}) \cdot BC(A + \bar{A})$$

$$= \bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}BC$$

$$(\bar{A}B + \bar{A}\bar{B})(C + \bar{C}) + ABC + \bar{A}BC$$

$$\bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}BC$$

$$011 \quad 010 \quad 001 \quad 000 \quad 111 \quad 011$$

$$3 \quad 2 \quad 1 \quad 0 \quad 7 \quad 3$$

$$= m_0 + m_1 + m_2 + m_3 = \sum m(0, 1, 2, 3)$$

POS $\rightarrow$ Canonical POS form

$$\text{Ex: } F = (\bar{A} + B) \cdot (\bar{A} + C)$$

$$= (\bar{A} + B + C \cdot \bar{C}) \cdot (\bar{A} + C + B \cdot \bar{B})$$

By distributive law $(A + BC)$

$$= (\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C})$$

$$100 \quad 101 \quad 100 \quad 101$$

$$4 \quad 5 \quad 4 \quad 5$$

$$= m_4 + m_5 + m_6$$

$$= \prod m(4, 5, 6)$$

$$\text{Ex: } F = (A + B) \cdot (B + C) \cdot (A + C)$$

$$= (A + B + C \cdot \bar{C}) \cdot (B + C + A \cdot \bar{A}) \cdot (A + C + B \cdot \bar{B})$$

$$= (\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C})$$

$$(\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C})$$

$$000 \quad 010$$

$$= \prod m(0, 1, 2, 4)$$

Karnaugh Map (K-map)

2-variable K-map structure

(A) SOP

A \ B	$\bar{B}$	B
$\bar{A}$	$\bar{A}\bar{B}$ 0	$\bar{A}B$ 1
A	$A\bar{B}$ 2	AB 3

(B) POS

A \ B	B	$\bar{B}$
A	$A+B$ 0	$A+\bar{B}$ 1
$\bar{A}$	$\bar{A}+B$ 2	$\bar{A}+\bar{B}$ 3

3-variable K-map structure

(A) SOP

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}\bar{B}C$ 1	$\bar{A}B\bar{C}$ 3	$\bar{A}BC$ 2
A	$A\bar{B}\bar{C}$ 4	$A\bar{B}C$ 5	$AB\bar{C}$ 7	ABC 6

(B) POS

A \ BC	$\bar{B}C$	$\bar{B}\bar{C}$	$B\bar{C}$	BC
A	$A+B$ 0	$A+\bar{B}$ 1	$A+B$ 3	$A+\bar{B}$ 2
$\bar{A}$	$\bar{A}+B$ 4	$\bar{A}+\bar{B}$ 5	$\bar{A}+B$ 7	$\bar{A}+\bar{B}$ 6

4-variable K-map structure

(A) SOP

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	$\bar{A}\bar{B}\bar{C}\bar{D}$ 0	$\bar{A}\bar{B}\bar{C}D$ 1	$\bar{A}\bar{B}C\bar{D}$ 3	$\bar{A}\bar{B}CD$ 2
$\bar{A}B$	$\bar{A}B\bar{C}\bar{D}$ 4	$\bar{A}B\bar{C}D$ 5	$\bar{A}B\bar{C}\bar{D}$ 7	$\bar{A}BCD$ 6
AB	$AB\bar{C}\bar{D}$ 12	$AB\bar{C}D$ 13	$ABC\bar{D}$ 15	$ABCD$ 14
$A\bar{B}$	$A\bar{B}\bar{C}\bar{D}$ 8	$A\bar{B}\bar{C}D$ 9	$A\bar{B}C\bar{D}$ 11	$A\bar{B}CD$ 10

(B) POS

AB \ CD	CD	$C\bar{D}$	$\bar{C}D$	$\bar{C}\bar{D}$
AB	$A+B+C+D$ 0	$A+B+C+\bar{D}$ 1	$A+B+\bar{C}+D$ 3	$A+B+\bar{C}+\bar{D}$ 2
$A\bar{B}$	$A+\bar{B}+C+D$ 4	$A+\bar{B}+C+\bar{D}$ 5	$A+\bar{B}+\bar{C}+D$ 7	$A+\bar{B}+\bar{C}+\bar{D}$ 6
$\bar{A}B$	$\bar{A}+B+C+D$ 12	$\bar{A}+B+C+\bar{D}$ 13	$\bar{A}+B+\bar{C}+D$ 15	$\bar{A}+B+\bar{C}+\bar{D}$ 14
$\bar{A}\bar{B}$	$\bar{A}+\bar{B}+C+D$ 8	$\bar{A}+\bar{B}+C+\bar{D}$ 9	$\bar{A}+\bar{B}+\bar{C}+D$ 11	$\bar{A}+\bar{B}+\bar{C}+\bar{D}$ 10

Ex1:- Given $Z = \sum m(1, 3, 6, 7)$ Minimize using 3-variable K-map.

BC				
	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	0	$\bar{A}\bar{B}C$ (1)	$\bar{A}B\bar{C}$ (3)	$\bar{A}BC$ (7)
A	$A\bar{B}\bar{C}$ (4)	$AB\bar{C}$ (5)	ABC (6)	$AB\bar{C}$ (7)

Grouping:-

8 $\rightarrow$ Octet

4 $\rightarrow$ Quad

2 $\rightarrow$ Pair

$$\begin{aligned}
 &= \bar{A}(\bar{B}C + BC) + A(\bar{B}C + BC) \\
 &= \bar{A}C(B + \bar{B}) + A(B\bar{C} + C) \\
 &= \bar{A}C + AB
 \end{aligned}$$

Ex2:- $F(A, B, C) = \sum m(0, 2, 4, 5, 6)$

BC				
	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1			3
A	4	5	7	6

$$= A\bar{B} + \bar{C}$$

Ex:- $F = \sum m(1, 3, 5, 7)$

BC				
	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$		1		3
A		5	7	6

$$\bar{A}(\bar{B}C + BC) + A(\bar{B}C + BC)$$

$$(\bar{B}C + BC)(\bar{A} + A)$$

$$(\bar{B}C + BC) \cdot 1$$

$$= C(\bar{B} + B) = C \cdot (1) = C$$

$$F = \sum m(0, 1, 2, 3)$$

	B	$\bar{B}$
A	1 0	1 1
$\bar{A}$	1 2	1 3

$$\bar{A}(\bar{B} + B) + A(\bar{B} + B)$$

$$\bar{A}(1) + A(1)$$

$$\bar{A} + A = 1$$

$$F = \sum m(0, 3, 5, 6)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
A	1 0	1 1	1 3	1 2
$\bar{A}$	1 4	1 5	1 7	1 6

$$\bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

$$F = \sum m(4, 5, 6, 7)$$


	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
A	1 0	1 1	1 3	1 2
$\bar{A}$	1 4	1 5	1 7	1 6

$$= A(\bar{B}\bar{C} + \bar{B}C) + A(B\bar{C} + BC)$$

$$= A\bar{B}(1) + AB(1) \Rightarrow A\bar{B} + AB = A$$

HALF ADDER

* It adds 2 i.e. 2 bits of data and generate sum and carry.



Truth Table

A	B	Sum	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Expressions

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = A \cdot B$$

$$\text{Sum} = A \bar{B} + A \bar{B}$$

Logic Diagram



FULL ADDER

→ Full adder accepts two inputs bits, one input carry and generates a sum output & output carry.



Truth Table:-

A	B	C	Sum	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

* It adds three bits of data and generate sum and carry.

Expressions


$$\text{Sum} = \Sigma m(1,2,4,7)$$

$$= \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot C$$

$$\text{Carry} = \Sigma m(3,5,6,7)$$



$$= \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$

Logic Diagram




$$6DM = \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot C$$

$$\text{Carry} = \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$



Half Subtractor

* The half subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, a (minuend) and b (subtrahend) and two outputs difference & borrow.




Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

Expressions

$$\text{Difference} = A \oplus B$$

$$\text{Borrow} = A \cdot \bar{B}$$


Diagram



FULL SUBTRACTOR

→ A full subtractor is a combinational circuit that performs subtraction involving three bits, namely A, B, Bin

* 2 inputs & 2 inputs.



Truth Table:-

A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	0
1	1	1	1	1

Expressions

$$D = A \oplus B \oplus B_{in}$$

$$B_{out} = \bar{A}B_{in} + \bar{A}B + B_{in}$$

→ Output is '1' if the number of 1's appear odd times among the three inputs.


→ Output is '0' if the number of 1's appear even times among the three inputs.

For D (Difference)

→ For borrow Bout the output is 1 if $A \times B$ ($A=0$ & $B=1$). Also if $B_{in}=1$ if the two inputs

MULTIPLER


Output line:



* A multiplexer is a combinational circuit that consists of n selection lines and single output line.

2 x 1 multiplexer

Block Diagram




Truth Table

I_0	I_1	S	Y
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0


$$Y = I_0 \cdot \bar{S} + I_1 \cdot S$$

Circuit Diagram



4x1 multiplexer

Block Diagram




Truth Table

S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃


Expression

$$Y = I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0$$

Circuit Diagram



Q. Implement. using Suitable
Block Diagram




Truth Table

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Q. Implement the $f(A,B,C) = \sum m(0,1,4,6,7)$ using Suitable Mix.

Sol:- Block Diagram




Truth Table

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Expression

$$F = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C + AB\overline{C} + ABC$$

Circuit Diagram




Q. Implement the function $F(A, B, C) = \sum m(1, 4, 6, 7)$ using 4×1 mux considering 'C' as input line and A, B as selection lines.

Sol:-


A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

	I_0	I_1	I_2	I_3
	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
$\bar{C}$	0	2	4	6
C	1	3	5	7
	C	0	$\bar{C}$	1



Q. Design the function $F(A, B, C) = \sum m(1, 4, 5, 7)$ using 4×1 mux considering 'A' as input line & B, C as selection lines.

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1




Q Design a 4x1 multiplexer using 2x1 multiplexers.

Truth Table


S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Circuit Diagram



Q. Design a 8x1 multiplexer using two 4x1 multiplexers & 2 2x1 multiplexers.


Circuit Diagram



Truth Table

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Demultiplexer




1x2 OR

D


Truth Table

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Demultiplexer




1x2 Demux




Truth Table

S	Y_0	Y_1
0	1	0
1	0	1

Circuit Diagram




1x4 Demux



$Y_0 = D_{S_1 S_0}$
 $Y_1 = D_{S_0 \bar{S}_1}$
 $Y_2 = D_{\bar{S}_0 S_1}$
 $Y_3 = D_{\bar{S}_0 \bar{S}_1}$

Circuit Diagram




Truth Table

S1	S0	Y0	Y1	Y2	Y3
0	0	0	0	0	0
0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0

Encoder
 An encoder
 characterizes
 format.
 lines an

Block Diagram



8x3 EN

I0	I1	I2	I3	I4	I5	I6	I7
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0


Truth

I7	I6	I5	I4	I3	I2	I1	I0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0

Encoder

An encoder which converts numbers or characters or symbols into a coded format. It has a max of 2^n input lines and 'n' output lines.

Block Diagram



8x3 Encoder

Block Diagram



Applications:-
Used in Encoder Navigation.

Truth Table


I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	1	0
0	1	0	0	0	0	0	0	1	1	1
1	0	0	0	0	0	0	0	1	1	1

$$Y_0 = \sum m(1, 3, 5, 7) = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = \sum m(2, 3, 6, 7) = I_2 + I_3 + I_6 + I_7$$



$$Y_2 = \sum m(4, 5, 6, 7) = I_4 + I_5 + I_6 + I_7$$

Circuit Diagram



3x8 Decoder


Decoder is a combinational circuit that has 'n' input lines and max of 2^n output lines, 'n' input lines.



Truth Table

x	y	z	y ₇	y ₆	y ₅	y ₄	y ₃	y ₂	y ₁	y ₀
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

Circuit Diagram



Application:-

Addition, Subtraction,
Multiplication,
Division, AND, OR,
NOT, XOR.

PLD Programmable Logic Devices

→ It is a type of digital integrated circuit that can be programmed or configured by the user to implement various digital logic functions.

Key characteristics of PLD's include:


* Programmability

* Reprogrammability

* Configure Logic Blocks (CLB's)

* Interconnectivity.


Classification of PLD's




PROM Programmable Read only Memory.

→ It is a programmable logic device that has fixed AND array & Programmable OR array.

→ PROM can be programmed once and the programmed data cannot be changed afterward.




Logic Diagram



Implementation using PROM


① $A(X, Y, Z) = \sum m(5, 6, 7)$ $B(X, Y, Z) = \sum m(3, 5, 6, 7)$



Implementation using PROM

$$\text{Sum} = \Sigma m(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma m(3, 5, 6, 7)$$




Applications of PROM

- Look-Up Tables (LUTs)
- Custom Logic Functions
- Mux & Demux Coders
- Digital Calibration
- Security Key Storage

Programmable Array Logic (PAL)


PAL is programmable logic device that has programmable AND array & fixed OR array.



Implementation using PAL

$$A = XY + X\bar{Z}$$


$$B = X\bar{Y} + Y\bar{Z}$$



Logic Array (PLA)

Programmable

→ It has both programmable AND array & programmable OR array.




Implementation using Programming Logic

Array.

$$A = XY + X\bar{Z}$$

$$B = X\bar{Y} + YZ + X\bar{Z}$$




Five examples on PAL

- ① $A = XY + Z$
- ② $A = \bar{X}Y + \bar{Z}W$
- ③ $A = (X+Y) \cdot Z$
- ④ $A = \bar{X}Y + X \cdot Z$
- ⑤ $A = XY + \bar{X}Z$

Five examples on PLA

- ① $A = XY + \bar{X}Z$
- ② $A = (X+Y) \cdot (Z+W)$
- ③ $A = XY + \bar{X}Y$
- ④ $A = (X+Y) \cdot (\bar{Z}+W)$
- ⑤ $A = \bar{X}Y + Z \cdot W$


High level
→ falling edge




low level
There are two types of Trigger signal.

- ① Level Trigger signal
- ② Edge Trigger signal


- ① Level Triggering
- ② High Level Triggering



- ② Low Level Triggering



- ② Edge Trigger
- ① Raising Low Positive Edge




SR LATCH (NAND)

Case I:-

$S=0$ $Q=0 \rightarrow 1 \rightarrow 1$

$Q=1 \rightarrow 1 \rightarrow 1$



$Q=1 \rightarrow 1 \rightarrow 1$

$Q=0 \rightarrow 1 \rightarrow 1$

Note:- Stores temporary
* No clock signal

S R Q
0 0 Invalid


0 1

1 0

1 1

Case II:-
 $S=0$

$Q=0 \rightarrow 1 \rightarrow 1$



$Q=1 \rightarrow 1 \rightarrow 0 \rightarrow 0$

$R=1$


S R Q
0 0 Invalid

0 1

1 0


1 1

Case III:-




S	R	Q
0	0	Invalid
0	1	1
1	0	0
1	1	1

Case IV:-



S	R	Q
0	0	Invalid
0	1	0
1	0	1
1	1	No change

SR Flip-flop



S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Invalid
1	1	1	Invalid

S	R	Q_{n+1}	comment
0	0	Q_n	No change
0	1	0	Reset
1	0	1	Set
1	1	X	Invalid


Characteristics Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Invalid
1	1	1	Invalid

Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	x(0,0,1)
0	1	1	0
1	0	0	1
1	1	x(0,1,0)	0

JK Flip-Flop



Characteristic Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Excitation Table


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Characteristic Eqⁿ

$$Q(t+1) = J\bar{Q} + \bar{K}Q$$

T - flip flop




Characteristics

T	Q_n
0	0
0	1
1	0
1	1


Excitation Table

Q_n	Q_{n+1}
0	0
0	1
1	0
1	1

Data Flip



T - flip flop (Toggle)




characteristics table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation Table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Data Flip-flop (D-Flip flop)



Characteristic table


D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

~~Q. Write down~~ A 4-bit shift register is initially filled with data 1101. The register is shifted six times to the right with the serial inputs.


Serial-In & Serial-Out






* After the 6th shift the output is 1011.

Serial - In & Parallel - out




* The final parallel out is 1011.

SR Flip-Flop



Logic
Symbol



Circuit
Diagram



Truth
Table



S	R	Q_{n+1}	Comment
0	0	Q_n	No change
0	1	0	Reset
1	0	1	Set
1	1	X	Invalid

JK Flip-Flop





J	K	Q_{n+1}	Comment
0	0	Q_n	No change
0	1	0	Reset
1	0	1	Set
1	1	$\bar{Q}_n$	Complement

D Flip-Flop



D	Q_{n+1}
0	0
1	1

T Flip-flop



T	Q_{n+1}
0	Q_n
1	$\bar{Q}_n$

Characteristic (S-R)

Excitation (S-R)

Characteristic (JK)

Excitation (JK)

Characteristic (D)

Excitation (D)

Characteristic (T)

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Invalid
1	1	1	Invalid

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


Q_n	Q_{n+1}	D
0	0	0
0	1	0
1	0	1
1	1	1

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Types of sequential circuits


① synchronous sequential circuit

- Change their state only at specific intervals dictated by a clock signal.
- Memory elements are clocked flip-flops.



Clock * speed is high

② Asynchronous sequential circuit



- ~~Do not rely on a clock signal~~ for their operation, they change states immediately in response to changes in input.
- Memory elements are unclocked flip-flops or time delay elements.
- * speed is low.

Registers

- To increase the storage capacity compared to flip-flop, we use group of flip-flops called as registers.
- If we want to store an n -bit word, we have to use an n -bit register containing ' n ' number of flip flops.





Diagram:-




Types of registers


- Data registers: - Hold data for arithmetic and logic operations.
- Address registers: - Store memory addresses.
- Status registers: - Indicates the status of the CPU. Contain flags.
- Instruction Register: - Holds the current instruction being executed.

Shift

- A shift data flip-flop
- A shift register
- Serial



Serial




Shift register



→ A shift register provides the data shifting function from one flip-flop to another.

→ A shift register "shifts" its output once every clock cycle.



Serial IN serial OUT (→ → → →
← ← ← ←)





Serial IN Parallel OUT



Parallel IN Serial OUT



Parallel IN Parallel OUT



Terminal Questions

① List the different types of shift registers.

- A) * Serial-in, Serial-out.
* Serial-in, Parallel-out.
* Parallel-in, Serial-out.
* Parallel-in, Parallel-out.
* Universal.

② Illustrate the purpose of a clear and

A) reset pin on a shift register.
→ 'Clear' pin usually sets all the register outputs to 0.

→ 'Reset' pin may return the register to an initial state or configuration, depending on the specific shift register.


③ A - 4 bit register is initially filled with the data "1101". The register is shifted six times to the right with the serial input being 101101. What is the content of the register after each shift?

A) 1 0 1 1 0 1

	Q _A	Q _B	Q _C	Q _D
	1	1	0	1
1st f	1	1	0	0
2nd f	0	1	1	1
3rd f	1	0	1	1
4th f	1	1	0	1
5th f	0	1	1	0
6th f	1	0	1	1

④ Construct a 4-bit shift register configuration that outputs the binary data pattern "1011" in parallel format after receiving it serially.


A) 1011




*The final output is 1011 i.e; the input itself.

⑤ Design a 4-bit parallel-to-serial data converter using a PISO shift register.

A) for example the given input data is 0101



1000




⑥ Construct detects in a se starts w

A) 1010

1st f
2nd f
3rd f
4th f

*After out shi



⑦ Describe operation shift r

A) The dif register

① → →


② ← ←

⑥ Construct a 4-bit shift register that detects a specific bit pattern of "1010" in a serial input stream. Initially it starts with "0110".

A) 1 0 1 0 QA QB QC QD

1st f 0 1 1 0
 2nd f 1 0 1 1
 3rd f 0 1 0 0
 4th f 1 0 1 0

* After 4 shifts in a serial-in & serial-out shift register.



⑦ Describe the different types of shifting operations that can be performed using shift registers.

A) The different operations using shift registers are as follows:-

① $\rightarrow \rightarrow \rightarrow \rightarrow$ } serial-in & serial-out (right shift).

② $\leftarrow \leftarrow \leftarrow \leftarrow$ } serial-in & serial-out (left shift).

③ $\begin{matrix} \rightarrow & \rightarrow & \rightarrow & \rightarrow \\ \downarrow & \downarrow & \downarrow & \downarrow \end{matrix} \}$ Serial-in & Parallel-out

④ $\begin{matrix} \downarrow & \downarrow & \downarrow & \downarrow \\ \rightarrow & \rightarrow & \rightarrow & \rightarrow \end{matrix} \}$ Parallel-in & Serial-out

⑤ $\begin{matrix} \downarrow & \downarrow & \downarrow & \downarrow \\ \downarrow & \downarrow & \downarrow & \downarrow \end{matrix} \}$ Parallel-in & Parallel-out

⑥ $\boxed{\rightarrow \rightarrow \rightarrow \rightarrow} \Rightarrow$ Rotate right.

⑦ $\boxed{\leftarrow \leftarrow \leftarrow \leftarrow} \Rightarrow$ Rotate left.

19/02/25

Counters

Modulus Counter


* The number of states through which the counter passes before returning to the starting state is called the modulus of the counter. ($N \leq 2^n$)

* Counters use JK Flip Flop

Outputs of Mod 8 Ripple


Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Timing Sequence



* Clear is '0' ^{all} the flip flops will be cleared and set to zero.

Mod 8 Counter (3-bit synchronous)



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

* Synchronous counters are known as parallel counters.

Digital Counter

→ A digital counter is a set of flip-flops whose states change in response to pulses applied at the input.

Difference between Synchronous & Asynchronous Counters

Synchronous

→ No connection between output of first flip-flop and clock input of next flip-flop.

→ All the flip-flops are clocked simultaneously.

→ There will be no propagation delay i.e. high speed.


Asynchronous

output of first flip-flop drives the clock for the next flip-flop.

→ All the flip-flops are not clocked simultaneously.

→ main drawback is low speed.

Mod 8 Ripple Counter (Asynchronous)



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

BCD



* In this using clear f


ex:- 0 -

Q_2
0
0
0
0
0
0
0

Advantages

- Synchronous
- With all is n
- Overall comparison

BOD Ripple counter



*In this we can limit the operations by using the NAND gate i.e. which performs clear functions.

Ex:- 0 - 9

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1

Advantages of synchronous counters.

- Synchronous counters are easier to design.
- With all clock inputs wired together there is no inherent propagation delay.
- Overall faster operation may be achieved compared to Asynchronous counters.

Ring Counter

* A single Flip flop can perform only either clear or preset function.

→ $\overline{PRE} = \overline{CLR} = 0$ (Override functions)


→ $\overline{PRE} = \overline{CLR} = 1$ (No operation).

→ $\overline{PRE} = 0, \overline{CLR} = 1$ (PRESET)

→ $\overline{PRE} = 1, \overline{CLR} = 0$ (CLEAR)

CPLD (Complex programmable Logic Device)

Q.) Implement the given Boolean function using CPLD $F = x_1 x_3 x_6 + x_1 x_4 x_5 x_6 + x_2 x_3 x_7 + x_2 x_4 x_5 x_7$




a) Implement the Boolean function
 $Y = \overline{A} \cdot B = \sum m(0, 1, 2)$ using macrocell
 (CPLD)

$$0 = \overline{x}_1 \overline{x}_2 \overline{x}_3$$

$$1 = \overline{x}_1 \overline{x}_2 x_3$$

$$2 = \overline{x}_1 x_2 \overline{x}_3$$



- * CLB's contain static RAM & MUXES.
 ↓
 Configurable Logic Blocks.
- * In CPLD we use PAL but in FPGA we use CLB's.

Examples of Data Instruction format

- ① MOV R1, R2
- ② LOAD, 100(R4)
- ③ STORE, 200(R6)
- ④ IN R7, PORT 1
- ⑤ OUT PORT 2, R8

Examples of arithmetic instruction format

- ① ADD R1, R2
- ② ADD AX, [50H]
- ③ SUB BX, [50H + 10H]
- ④ MUL AX, BX
- ⑤ DIV AX, [BX]

Examples of Logical instruction format

- ① AND R1, R2, R3 $\Rightarrow R1 = R2 \& R3$
- ② OR R1, R2, R3 $\Rightarrow R1 = R2 | R3$
- ③ XOR R1, R2, R3 $\Rightarrow R1 = R2 \wedge R3$
- ④ NOT R1, R2 $\Rightarrow R1 = \sim R2$
- ⑤ NEG R1, R2 $\Rightarrow R1 = -R2$

Examples of Input & Output instruction formats

- ① IN AX, 1234H
- ② OUT 50H, AX
- ③ MOV R1, [1234H]

Machine Cycle

15/03/2

* For executing one instruction, 1 machine cycle is executed.

* ~~The~~ One machine cycle has 4 clock-pulses:

1st clock-pulse $\Rightarrow$ Fetch

2nd clock-pulse $\Rightarrow$ Decode

3rd clock-pulse $\Rightarrow$ Execute

4th clock-pulse $\Rightarrow$ Store

* For an instruction there could be more than one machine cycle.

* PC $\rightarrow$ Program Counter

* Address location of the instructions is stored. Especially stores the address of next instruction.

* MAR = Memory Address Register

* PC instructs MAR to identify the next instruction address location then MAR finds the address location.


* MBR = Memory Buffer Register

* The identified address location is placed into Instruction Register (IR) by MBR.

* The above process is for fetch.

Sub-Routine (or) Sub program

- * When we call another operation or program while the execution of main program then it terminates the main program and moves to the given operation or program after the completion of given program it returns back to the main program.




- * This is called as loop - Inside-loop (or) nested loops.

* Fetch & Store are in Main Memory.

* Decode $\Rightarrow$ Control Unit

* Execute $\Rightarrow$ ALU



19/03/23

RISC & CISC

- * RISC $\Rightarrow$ (Reduced Instruction Set Computing)
- * CISC $\Rightarrow$ (Complex Instruction Set Computing)

$\rightarrow$ In RISC hardware usage is less where as instruction usage is more.

$\rightarrow$ In RISC instructions are executed at high speed with most instructions completing in one cycle.

CO-4

02/04/25


→ There won't be any data in the cache memory initially.

→ Registers > Cache > Main Memory > Secondary Memory

* This is in terms of speed where the data is accessed from diff types of memory.

→ Registers < Cache < Main Memory < Secondary Memory


* This is in terms of size of the respective memory types.



1-00
*Cache memory is a faster, smaller section of memory with an access time that is comparable to registers.

Benefits of Cache

- Faster access
- Reducing memory latency.
- Lowering bus traffic
- Increasing effective CPU utilization.
- Enhancing system scalability.




Address Bus :-


Carries memory addresses from the processor to other components such as primary storage & I/O devices.

Data Bus
Carries data b/w processor & other components.


Control Bus :- Carries control signals from the processor to other components.




Zero-Address




One-Address



Two-Address



Three-Address



① Immediate Addressing mode

Ex: `MOV AX, 2000H`

Here source operand is always data.

② Direct

Ex: `MOV AX, [1592H]`

`MOV BL, [0300H]`

→ Address field contains the effective address of the operand.

③ In-Direct

Ex: `MOV AX, @2005H`
`LOAD R1, @1345H`

④ Register Addressing

Similar to direct addressing the only difference is we use registers than a main memory address.

Ex: `MOV AX, BX`
`ADD R1, R2`

⑤ Register Indirect Addressing

Ex: `ADD AL, [BX]`
`MOV AX, [BX]`

⑥ Displacement Addressing

Combination of direct & register indirect addressing.

Instruction Set Types

- ① Data Transfer
- ② Arithmetic
- ③ Logical
- ④ Input Output
- ⑤ System Control
- ⑥ Transfer control

① Data Transfer

- MOV $\Rightarrow$ MOV AX, BX
- STR (store) $\Rightarrow$ STR T
- Load $\Rightarrow$ LOAD A, [RI]
- Exchange $\Rightarrow$ xchg ah, al
- Clear (reset) $\Rightarrow$ clr ax
- Set $\Rightarrow$ set A

② Arithmetic

- Add $\Rightarrow$ add al, 07h
- Sub $\Rightarrow$ sub ah, 05h
- MUL $\Rightarrow$ mul ax, 1234h
- DIV $\Rightarrow$ div ax, 8003h

③ Logical

- AND $\Rightarrow$ AND AL, 01h
- OR $\Rightarrow$ OR AH, 05h
- NOT $\Rightarrow$ ~~NOT AX~~
- XOR

④ I/O instruction SRT

- * Input (Read) $\rightarrow$ I/O port to destination
- * Output (Write) $\Rightarrow$ source $\rightarrow$ I/O port
- * Start $\Rightarrow$ instructs I/O processor to initiate I/O operation
- * Test I/O $\Rightarrow$ status information from I/O system

⑤ System Control

- $\rightarrow$ These are used for system setting
- $\rightarrow$ These are used for operating systems.

⑥ Transfer of control

① Branch

② Skip

③ Procedure call

BRP X $\Rightarrow$ Branch to location X $\rightarrow$ positive

BRN X $\Rightarrow$ " " $\rightarrow$ Negative

BRZ X $\Rightarrow$ " " $\rightarrow$ Zero

BR O X $\Rightarrow$ " " $\rightarrow$ overflow

RISC (Reduced Instruction Set Computing)

- * Simple instructions are executed.
- * Objective is to execute instructions at a high speed.
- * Through pipelining instructions are executed faster.
- * Operations are performed between registers

Hardware Control

Instruction

Ma

Disadvantages


- $\rightarrow$ Requires more operations.
- $\rightarrow$ Complex has instruction

CISC (Complex)

- * Large set of
- * By fewer are capable
- * Reduces
- * No need of

Cont

Micro Control




Disadvantages

- Requires more instructions for complex operations.
- Compiler has to work harder to optimize instruction usage.

CISC (Complex Instruction Set Computing).

- * Large set of complex instructions.
- * By fewer lines of code, instructions are capable of multiple operations.
- * Reduces the software complexity.
- * No need of registers (memory-to-memory).



Applications

RISC


- Mobile devices
- Tablets
- Embedded systems

CISC

- Server processors
- Intel's x86 architecture
- Ryzen

Hardwired Realization

- Execution is faster, implementation, modification & decoding are difficult



Micro Programmed Realization

- Execution is bit slower, implementation, modification & decoding are easier.

- The n -bit words are contained by each micro instruction. On the basis of the bit pattern of a control word

every control signals differ from each other.

→ To execute a particular instruction in microprogrammed realization, we need a sequence of microinstructions. This is called micro routine.

Multi cycle Implementation

→ Division of a long cycle of the single cycle implementation into 3 to 5 shorter cycles.


* No of cycles depend on instructions.

Characteristics

- Reuse of hardware components.
- Variable Execution time.
- Control logic complexity.
- Efficiency & Performance.

Pipelining

→ Pipelining is a technique of decomposing a sequential process into sub-operations, with each sub-process being executed in a special dedicated segment.



~~FI DI CO FO EI WD~~
~~FI DI~~

Pipeline Hazards

→ If there are several issues and challenges in the execution of pipelining then it is called a pipeline hazard.

Types

① Structural Hazards

When the conflict occur between the sources of hardware components then there would be conflict in executing an instruction simultaneously.

② Data Hazards

They occur when an instruction depends on the result of previous instructions.

③ Control Hazard

→ If the program counter changes due to pipelining of branches or other instructions.

FI	DI	EI	WE				
	FI	DI	EI	WI			
		Id	FI	DI	EI	WI	
				FI	DI	EI	WI

} Structural Hazards.

~~Data~~ Co

FI DI FO EI WO
FI DI Idle
FI


FO EI WO

DI FO EI WO

FI DI FO EI WO

Co-4

Storage Systems



Random Access Memory

- Used to store information temporarily
- Data will be lost once the computer turned off.

Static RAM

Retains stored information as long as the power supply is ON.

Dynamic RAM

Stores the binary data in the form of electrical charge applied to capacitors.

Fixed Storage

- ① Hard Disk
- ② SSD
- ③ Internal flash memory.

Removable Storage

- ① Pen drive
- ② CD's.


Temporal Locality

→ If a particular storage location was accessed recently, it is likely to be accessed again in the near future.

Spatial Locality

→ If a storage location is accessed, locations whose addresses are close by are likely to be accessed.

Main memory Organization




Cache Memory

→ It is a speedier, smaller section of memory with an access time that is ^{less than} comparable to registers.

* It serves as a buffer.

→ Improves overall system performance by reducing the average time taken to access data.


Working of a cache



→ Cache Mapping

* It is a technique using which the content present in the main memory is brought into the memory of cache.

Cache Mapping



External Storage

→ HDD's

→ SSD's

→ USB flash Drives

→ Magnetic Tape

Stores digital data which consists of a long, narrow strip of plastic coated with a magnetic material.


* Made of iron diode or Chromium dioxide.

Handshaking


→ A control signal is accompanied with each data being transmitted to indicate the presence of data. The receiving unit responds with another control signal to acknowledge receipt of the data.

Strobe Control


Source initiated Strobe




Destination initiated Strobe



Source I initiated transfer using Hand- shaking



Destination-initiated using Hand




* In O.S, buffering is a technique which is used to enhance the performance of I/O operations of the system.

→ Buffered data can be accessed be more quickly as compared to the original source of the data.

Major reasons for buffering in OS

- It creates synchronization b/w two devices having different processing speed.
- It is required when two devices have different data block sizes.
- To support copy semantics for application I/O operations.


Single Buffering



Double Buffering



Circular Buffering



processor checks the status of the I/O module until it's completed.

⇒ Programmed I/O - was the simplest I/O technique. For the data exchange b/w the processor & external devices.

⇒ Interrupt Driven I/O transfer is initiated by the interrupt command issued to the C.P.U. no need for the CPU to stay * There is no need for the CPU to stay in the loop as the interrupt command is issued when it was ready in the loop as the CPU when it was ready for data transfer.

Programmed I/O

Easy Implementation

Support

Requires less hardware

Advantages.

Disadvantages

→ Ties up CPU for long period of time.

→ Busy waiting.

Interrupt I/O

→ Fast
→ Efficient

Page Table:- The data structure that is used by the virtual memory system in O.S to store the mapping between the physical & logical memory.

Ex:-

Page 0
Page 1
Page 2
Page 3

0	1
1	4
2	3
3	7

0	Page 0
1	
2	Page 2
3	Page 1
4	
5	
6	Page 3
7	Physical Virtual memory

Translation Lookaside Buffer (TLB)
→ It is a special cache used to keep track of recently used ~~page~~ page table entries that have been recently accessed.

TLB is a small cache that stores recently used page table entries. It is used to speed up the translation of virtual addresses to physical addresses. When a virtual address is accessed, the TLB is first checked. If the address is found in the TLB, the physical address is returned immediately. If not, the page table is consulted, and the entry is added to the TLB.

